Consider the serial emulation of a parallel algorithm . The thesis presented in thi s informal paper is rather broad . It suggests that such a serial emulation has the potentia l advantage of running on a serial machine faster than a standard serial algorithm for th e same problem .
This enables to prefetch the data that will be needed in the next " time window" , perhaps by means of pipelining and have them ready at the fast memories when requeste d by the CPU . Thereby, utilization of commonly used memory management systems will b e theoretically enhanced . Another (considerably less orthodox) implementation approach will result in abandoning locality of references, in favor of a drastically different approach : distribute memory addresses at random over memory modules, as has been proposed i n the context of implementing the parallel-random-access machine (PRAM) design space .
It is too early to reach conclusions regarding the significance of the thesis of thi s paper . Serious attempts to follow it up are needed to determine its usefulness . Part s of this paper are intentionally written in an informal way, suppressing issues that wil l have to be resolved in the context of a concrete implementation . My general intention is to encourage colleagues to : (i) suggest other specific approaches, and (ii) explor e opportunities for taking advantage of the fine structure of parallel programs well beyon d concrete suggestions made in the paper . Computer Studies, University of Maryland, College Park, iVlaryland 20742-3251 . 
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